

	Search History	
	Recall Text Clear	
Search:	L10	Refine Search
Database:	US Pre-Grant Publication Full-Text Database JPO Abstracts Database EPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins	

DATE: Tuesday, April 22, 2003 Printable Copy Create Case

Set Name Query side by side		Hit Count S	Set Name result set	
DB = USPT, PGPB, JPAB, EPAB, DWPI, TDBD; PLUR = YES; OP = OR				
<u>L10</u>	13 and L9	16	<u>L10</u>	
<u>L9</u>	L8 or 17 or 15 or 14	1297	<u>L9</u>	
<u>L8</u>	(711/153)!	589	<u>L8</u>	
<u>L7</u>	(712/33)!	199	<u>L7</u>	
<u>L6</u>	L5 and 14	73	<u>L6</u>	
<u>L5</u>	(712/36)!	357	<u>L5</u>	
<u>L4</u>	(712/35)!	288	<u>L4</u>	
<u>L3</u>	general near1 purpose and (dsp or digital near1 signal) and single near3 instruction\$1 and shar\$6 near5 (internal or external) near5 (memory or bus)	93	<u>L3</u>	
<u>L2</u>	general near1 purpose and (dsp or digital near1 signal) and single near3 instruction\$1	1233	<u>L2</u>	
<u>L1</u>	general near1 purpose and (dsp or digital near1 signal)	14918	<u>L1</u>	

END OF SEARCH HISTORY



IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership Public	ations/Services Standards Conferences Careers/Jobs	
IEEE /	Welcome United States Patent and Trademark Of	
Help FAQ Terms IE Review	EE Peer Quick Links >> Se	
Welcome to IEEE Xplore® - Home - What Can I Access? - Log-out	Your search matched 29 of 936046 documents. A maximum of 29 results are displayed, 25 to a page, sorted by Relevance in descending order. You may refine your search by editing the current search expression or entering a new one the text to the click Search Again . (digital or dsp) and general purpose and register	
Tables of Contents Journals & Magazines Conference Proceedings Standards Search By Author Basic	Search Again Results: Journal or Magazine = JNL Conference = CNF Standard = STD 1 A new generation 16-bit general purpose programmable DSP and its rate application Yoshida, M.; Ohtomo, H.; Kuroda, I.; VLSI Signal Processing, VI, 1993., [Workshop on], 20-22 Oct 1993 Page(s): 93-101	
Member Services Join IEEE Establish IEEE Web Account Access the IEEE Member Digital Library Print Format	[Abstract] [PDF Full-Text (332 KB)] IEEE CNF 2 A multiprocessor system utilizing enhanced DSPs for image processis Ueda, H.; Kato, K.; Matsushima, H.; Kaneko, K.; Ejiri, M.; Systolic Arrays, 1988., Proceedings of the International Conference on , 25-27 1988 Page(s): 611 -620	
	[Abstract] [PDF Full-Text (464 KB)] IEEE CNF	

3 RNIW: a novel general-purpose DSP architecture

He Qing; Hou Chao Huan;

Acoustics, Speech, and Signal Processing, 1996. ICASSP-96. Conference Proce

1996 IEEE International Conference on , Volume: 6 , 7-10 May 1996

Page(s): 3302 -3305 vol. 6

[Abstract] [PDF Full-Text (344 KB)] **IEEE CNF**

4 A performance evaluation of a RISC-based digital signal processor architecture

Kang, J.; Lee, J.; Sung, W.;



Signal Processing Systems, 1998. SIPS 98. 1998 IEEE Workshop on , 8-10 Oct Page(s): 538 -547

[Abstract] [PDF Full-Text (674 KB)] IEEE CNF

5 A chip design for binary and binary morphological operations

Shaaban, K.M.; Ali, S.A.; Mahdy, Y.B.; Information Intelligence and Systems, 1999. Proceedings. 1999 International Conference on , 1999 Page(s): 554 -559

[Abstract] [PDF Full-Text (940 KB)] IEEE CNF

6 A programmable processor with multiple functional units and banked registers for general purpose numerical processing

Morifuji, T.; Takeuchi, Y.; Imai, M.; Acoustics, Speech, and Signal Processing, 1999. ICASSP '99. Proceedings., 1999. International Conference on , Volume: 4 , 15-19 Mar 1999. Page(s): 1985 -1988 vol.4

[Abstract] [PDF Full-Text (316 KB)] IEEE CNF

7 A 32-b RISC/DSP microprocessor with reduced complexity

Dolle, M.; Jhand, S.; Lehner, W.; Muller, O.; Schlett, M.; Solid-State Circuits, IEEE Journal of, Volume: 32 Issue: 7, Jul 1997 Page(s): 1056-1066

[Abstract] [PDF Full-Text (244 KB)] IEEE JNL

8 SPOC-a stored program optical computer

Love, C.E.; Jordon, H.F.;

IEEE Potentials, Volume: 13 Issue: 4, Oct/Nov 1994

Page(s): 23 -26

[Abstract] [PDF Full-Text (412 KB)] IEEE JNL

9 Closing the loop-payment on demand for interactive services

Birch, D.G.W.; Shaw, I.J.;

Broadcasting Convention, 1995. IBC 95., International, 14-18 Sep 1995

Page(s): 395 -400

[Abstract] [PDF Full-Text (308 KB)] IEE CNF



10 On the structure of IIR filters using residue arithmetic

Ramnarayanan, A.; Taylor, F.;

Acoustics, Speech, and Signal Processing, IEEE International Conference on IC.

'81, Volume: 6, Apr 1981

Page(s): 251 -254

[Abstract] [PDF Full-Text (120 KB)] IEEE CNF

11 A 50 MIPS (peak) 32/64 b microprocessor

Conrad, R.; Devlin, R.; Dobberpuhl, D.; Gieseke, B.; Heye, R.; Hoeppner, G.; Kowaleski, J.; Ladd, M.; Montanaro, J.; Morris, S.; Stamm, R.; Tumblin, H.; W. Solid-State Circuits Conference, 1989. Digest of Technical Papers. 36th ISSCC. IEEE International, 15-17 Feb 1989

Page(s): 76 -77, 295

[Abstract] [PDF Full-Text (688 KB)] IEEE CNF

12 Software solutions for the Viterbi algorithm

Ikekawa, M.; Kuroda, I.;

VLSI Signal Processing, VIII, 1995. IEEE Signal Processing Society [Workshop |

16-18 Oct 1995

Page(s): 90 -98

[Abstract] [PDF Full-Text (360 KB)] IEEE CNF

13 A linear array parallel image processor: SliM-II

Hunman Chang; Soohwan Ong; Sunwoo, M.H.;

Application-Specific Systems, Architectures and Processors, 1997. Proceedings

International Conference on , 14-16 Jul 1997

Page(s): 34 -41

[Abstract] [PDF Full-Text (400 KB)] IEEE CNF

14 A comparison of high level synthesis and register transfer level desitechniques for custom computing machines

Postula, A.; Abramson, D.; Ziping Fang; Logathetis, P.;

System Sciences, 1998., Proceedings of the Thirty-First Hawaii International

Conference on , Volume: 7 , 6-9 Jan 1998

Page(s): 207 -214 vol.7

[Abstract] [PDF Full-Text (656 KB)] IEEE CNF

15 Reverse compilation of digital signal processor assembler source to

Johnstone, A.; Scott, E.; Womack, T.;



Software Maintenance, 1999. (ICSM '99) Proceedings. IEEE International Confe on , 1999

Page(s): 316 -325

[Abstract] [PDF Full-Text (184 KB)] IEEE CNF

16 A 96-channel, 500 ps resolution TDC board for the BABAR experime SLAC

Minutoli, S.; Robutti, E.;

Real Time Conference, 1999. Santa Fe 1999. 11th IEEE NPSS, 1999

Page(s): 132 -135

[Abstract] [PDF Full-Text (396 KB)] IEEE CNF

17 An enhanced floating point coprocessor for embedded signal process and graphics applications

Hinds, C.N.;

Signals, Systems, and Computers, 1999. Conference Record of the Thirty-Thirc Asilomar Conference on , Volume: 1 , 1999

Page(s): 147 -151 vol.1

[Abstract] [PDF Full-Text (352 KB)] IEEE CNF

18 Array index allocation under register constraints in DSP programs

Basu, A.; Leupers, R.; Marwedel, P.;

VLSI Design, 1999. Proceedings. Twelfth International Conference On , 7-10 Ja Page(s): 330 -335

[Abstract] [PDF Full-Text (240 KB)] IEEE CNF

19 An embedded 16-bit microprocessor

Young-Ho Cha; Chang-Su Park; Gyeong-Yeon Cho; Hyek-Hwan Choi; ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Confe on , 2000

Page(s): 335 -338

[Abstract] [PDF Full-Text (280 KB)] IEEE CNF

20 Higher performance and lower power enhancements to VLIW archite

Gass, W.;

Signal Processing Systems, 2001 IEEE Workshop on, 2001

Page(s): 157



[Abstract] [PDF Full-Text (45 KB)] IEEE CNF

21 Speed enhancement of digital signal processing software via microprogramming a general purpose minicomputer

Morris, L.; Mudge, J.;

Acoustics, Speech, and Signal Processing [see also IEEE Transactions on Signa

Processing], IEEE Transactions on , Volume: 26 Issue: 2 , Apr 1978

Page(s): 135 -140

[Abstract] [PDF Full-Text (688 KB)] **IEEE JNL**

22 A 2-/spl mu/m CMOS 10-MHz Microprogrammable Signal Processing With an On-Chip Multiport Memory Bank

Welten, F.P.J.M.; Delaruelle, A.; Van Wyk, F.J.; Van Meerbergen, J.L.; Schmid, Rinner, K.; Van Eerdewijk, K.J.E.; Wittek, J.H.;

Solid-State Circuits, IEEE Journal of, Volume: 20 Issue: 3, Jun 1985

Page(s): 754 -760

[Abstract] [PDF Full-Text (1264 KB)] IEEE JNL

23 Force-directed scheduling for the behavioral synthesis of ASICs

Paulin, P.G.; Knight, J.P.;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions

Volume: 8 Issue: 6, Jun 1989

Page(s): 661 -679

[Abstract] [PDF Full-Text (1684 KB)] IEEE JNL

24 A programmable CORDIC chip for digital signal processing application

Timmermann, D.; Hahn, H.; Hosticka, B.J.; Schmidt, G.;

Solid-State Circuits, IEEE Journal of, Volume: 26 Issue: 9, Sep 1991

Page(s): 1317 -1321

[Abstract] [PDF Full-Text (384 KB)] **IEEE JNL**

25 A programmable digital filter IC employing multiple processors on a chip

Kwentus, A.Y.; Werter, M.J.; Willson, A.N., Jr.;

Circuits and Systems for Video Technology, IEEE Transactions on , Volume: 2 I:

, Jun 1992

Page(s): 231 -244

[Abstract] [PDF Full-Text (1056 KB)] IEEE JNL



1 <u>2 [Next]</u>

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2003 IEEE — All rights reserved